- type memory-register instruction
- жад-тіркегіш түріндегі бұйрық
Ақпараттану мен есептеу техникасы терминдерінің қытайша-қазақша-ағылшынша-орысша сөздігі. - Үрімжі: Шынжаң ғылым-техника баспасы. Ережепұлы Қ.. 2010.
type memory-register instruction
Look at other dictionaries:
Instruction set — An instruction set, or instruction set architecture (ISA), is the part of the computer architecture related to programming, including the native data types, instructions, registers, addressing modes, memory architecture, interrupt and exception… … Wikipedia
Instruction set simulator — An instruction set simulator (ISS) is a simulation model, usually coded in a high level programming language, which mimics the behavior of a mainframe or microprocessor by reading instructions and maintaining internal variables which represent… … Wikipedia
memory abnormality — Introduction any of the disorders that affect the ability to remember. Disorders of memory must have been known to the ancients and are mentioned in several early medical texts, but it was not until the closing decades of the 19th… … Universalium
Processor register — In computer architecture, a processor register is a small amount of storage available as part of a CPU or other digital processor. Such registers are (typically) addressed by mechanisms other than main memory and can be accessed more quickly.… … Wikipedia
Orthogonal instruction set — is a term used in computer engineering. A computer s instruction set is said to be orthogonal if any instruction can use data of any type via any addressing mode. The word orthogonal, which means right angle in this context, implies that it is… … Wikipedia
Burroughs large systems instruction set — The B5000 instruction set is the set of valid operations for the Burroughs large systems including the current (as of 2006) Unisys Clearpath/MCP systems. These unique machines have a distinctive design and instruction set. Each word of data is… … Wikipedia
Flat memory model — In computer systems design, a flat memory model refers to a linear addressing paradigm, such that the CPU can directly (and sequentially) address all of the available memory locations, without having to resort to any sort of bank switching or… … Wikipedia
Magnetic-core memory — A 32 x 32 core memory plane storing 1024 bits of data. Computer memory types Volatile RAM DRAM (e.g., DDR SDRAM) SRA … Wikipedia
Jeu D'instruction X86 — Article détaillé : Jeu d instructions. Le jeu d instructions du x86 a subi de nombreux changements au cours du temps. La plupart d entre eux ne sont que des ajouts au jeu d instruction initial afin d apporter de nouvelles fonctionnalités.… … Wikipédia en Français
Jeu d'instruction x86 — Article détaillé : Jeu d instructions. Le jeu d instructions du x86 a subi de nombreux changements au cours du temps. La plupart d entre eux ne sont que des ajouts au jeu d instruction initial afin d apporter de nouvelles fonctionnalités.… … Wikipédia en Français
Explicitly parallel instruction computing — (EPIC) is a term coined in 1997 by the HP Intel alliance [cite web url = http://www.hpl.hp.com/techreports/1999/HPL 1999 111.pdf title = EPIC: An Architecture for Instruction Level Parallel Processors accessdate = 2008 05 08 last = Schlansker and … Wikipedia
